Abstract
Introduction
Phase detection is one of the most important feature in data acquisition system for electrical capacitance volume tomography (ECVT). ECVT is a volumetric (real-time 3D) tomography technique based on capacitance measurement which has replaced classical system in two-dimensional slicing for tomography imaging [1] . The former electrical capacitance tomography (ECT) method basically utilizes sensitivity of certain capacitive sensor configuration to map permittivity distribution in the object space. It is a non-radiation, non-invasive, and lowcost system which has been widely used in petro-chemical process industry as well as medical applications [2] . However, this modality comes with ill-posed inverse problem as natural characteristic of similar soft-field tomography e.g. optical molecular imaging [3] hence advancement in image reconstruction algorithm and hardware design are significant.
Data acquisition system collects data obtained from sensor to be formed and sent to computer which manipulates the data pattern into image using specific algorithm. In the wellknown circuitry for capacitance to voltage (C-V) conversion, measurement accuracy is affected by phase conformity between output C-V signal and reference signal. This circumstance makes phase tracking necessary for system's reliability to reduce phase error [4] - [5] . Figure 1 shows a lock-in mechanism in front of C-V circuit to extract information from measured capacitance. However, practically two signals added into lock-in will generate additional phase difference which decreases output amplitude and causes measurement error. The additional phase difference is relevant toward stray capacitance, and different stray capacitance brings different phase angle. Therefore, phase shift will impose certain error. By using coherent demodulation to detect the signal with phase tracer circuit, this kind of problem can be well addressed. Consequently, multiplier output will reach maximum, circuit is stray-immune, in the same time sensitivity and stability of the system can be improved [4] .
Performance improvement will be achieved by implementing most functionality into digital hardware rather than analog. Field-Programmable Gate-Array (FPGA) is employed as control processing core, excitation signal generation, and signal demodulation. The modular design of FPGA produces minimal hardware overhead, is flexible, fast, and stable in order to facilitate further development of measurement system.
Capacitance Measurement
The ac-based capacitance measurement circuit schematic is shown in Figure 2 . 
where C x is measured capacitance, C f is charge-amplifier feedback capacitance, R 1 and R 2 are feedback gain, and k is multiplication factor. For the implementation, chip Direct Digital Synthesizer (DDS) AD9850 was used as waveform generator controlled by Arduino to set sinusoidal signal of certain frequency. Capacitance measurement circuit and gain AD817 (green box), multiplier AD633 (yellow box), and low-pass filter LTC1062 (red box) along with respective output signals are depicted in Figure 3 below. Figure 3 (right), yellow trace signal is DDS waveform, blue trace is output of C-V converter plus inverting gain, red trace is multiplier's output, and green trace is filtered output signal. Final DC voltage was converted into capacitance value using (1) and compared with real capacitance test value from 1pF-13pF as in Table 1 and plotted in Figure 4 . It can be seen in Table 1 , there are differences between measured capacitance values and real capacitance values. Nevertheless, Figure 4 shows measurement's linear trend with Rsquare 0.995 and level of confidence 95%. The accuracy problem occurs because of phase inconformity between ac measurement output signal and multiplicator reference signal. So, phase synchronization of signals should be conducted in order to obtain accurate capacitance measurement value. As initial step, phase detection mechanism is necessary. The following sections will explain hardware design for quadrature phase detection algorithm which has been presented in [6] .
Quadrature Demodulation
Modulation and demodulation techniques regarding signal's phase information are commonly found in communication theory. Various modulation principle with its performance analysis and algorithm for digital phase modulation are described in [7] and [8] respectively. In phase detection, sine signal needs to be demodulated with measured parameter. Digital demodulation makes use of reference signal generated from DDS to digitally modulate measured signal to obtain its amplitude and phase.
This syncronous modulation and demodulation (PSD, also known as phase shift demodulation) has high precision and adaptation level based on matched filter theory which is linear time-invariant by maximizing signal-to-noise ratio (SNR). Considerations in PSD are: input signal frequency and phase must be similar, reference signal should be justified accurately, anticipate phase shift because of stray capacitance and resistance channel, and degradation of SNR due to frequency difference between driving signal and reference signal.
Demodulation is accomplished through several steps. First, phase difference between digitized reference signal and measured signal is identified. Second, delay the reference signal with specific number from sampling period according to phase difference value obtained from preceding step to match reference signal's phase with measured signal's phase. Last, multiply the measured signal with adjusted reference signal in one sine wave period and then accumulate the results accordingly [9] .
Integration of DDS and PSD module into single FPGA hardware improves systematic SNR dan simplifies peripheral circuits. For real-time processing, large amount of data on frontend with high-speed and relatively simple pre-processing architecture are suitable for FPGA implementation [10] .
Hardware Design Method
As an alternative to popular approaches toward FPGA programming [11] , this work relies on hardware-software co-design strategy. Phase detection algorithm i.e. phase shift demodulation is built using Xilinx FPGA IP core. DDS, multiplier, accumulator, and CORDIC are functioned as excitation-reference signal generation, signal multiplication, accumulation, and conversion to polar coordinate in order to conduct trigonometric operation respectively. 
Therefore, phase can be extracted if the detected signal is multiplied with reference sine and cosine signal, both of which have identical frequency. Sum frequency component is then eliminated by accumulating multiplication result. As been known, accumulation of symmetrical signal with zero offset will produce zero mean value so that the sum frequency component signal will vanish from equation. In the end, with division operation tangent phase angle will be obtained and then the inverse is phase value. Those division and inverse mechanism are conducted after conversion into polar domain using CORDIC operation.
Implementation of the mechanism on Xilinx System Generator is described in Figure 6 . Computation process is conducted in dedicated modules (multiplieraccumulator) and avoiding data buffer so that digital demodulation can be performed online in order to maximize acquisition rate. Consquently, it will introduce a relatively simple system with better reliability [12] .
Simulation Result
Hardware-software co-simulation using MATLAB-Xilinx System Generator allows to design and observe the characteristics of hardware; on the other hand manipulate the input signal and process the output signal by software. Fixed-point number will be used to maintain consistency with practical running process in digital device [13] .
MATLAB Xilinx System Generator
The development issues in hardware design using MATLAB Xilinx System Generator comprises: 1) determining design specification, 2) designing a system in Simulink utilizing System Generator blocks, 3) simulating the design, 4) generating hardware description language (HDL) code, 5) implementing HDL code into target hardware [14] .
Step 1 through 3 were applied to foresee system's performance and capability for further ECVT development. Implementation result of Xilinx IP Core multiplier and accumulator for quadrature demodulation calculation is shown in Figure 8 . In the system, input sine signal 50kHz (chosen operation frequency) is applied with phase shift 1 radian. Hardware multiplier then multiply the signal with each of reference sine and cosine signal where the frequency is set similar to the input signal. Each multiplication result is brought into hardware accumulator to be accumulated thus high frequency component will be eliminated and accumulation of phase function will remain. Trigronometric operation atan2 (two-input inverse tangent) is applied using MATLAB function. On the display, phase value (in radian) is shown.
System Overview
Overview of the system for phase shift demodulation implemented on Xilinx System Generator is shown as following Figure 9 . 
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where f clk =hardware clock; f ADC =ADC sampling rate; f op =operational frequency; N period =number of signal period; n=measurement channel; N=number of data; f i =theoretical value; c i =measured value.
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In Measurement error is plotted in Figure 10 showing the most linear result at 16-bit data and 100MHz clock frequency.
Conclusion
Core processing for calculating phase and amplitude of the detected signal was designed on FPGA platform. Hardware-software co-simulation using MATLAB-Xilinx System Generator allows to design and observe the characteristics of hardware; on the other hand manipulate the input signal and process the output signal by software. To perform hardware test with real input and output, the design needs to be downloaded onto FPGA and connected with external blocks.
The optimum system design, adjusted to 16-bit data resolution and clock speed 100MHz, gives phase detection range 0-114. 
